These slides accompany the webinar at: https://www.udemy.com/course/1549918

# Pipelining RISC-V with Transaction-Level Verilog

Two College Courses in Digital Logic in Three Hours

Steve Hoover Founder, Redwood EDA <u>steve.hoover@redwoodeda.com</u> Feb. 10, 2018

# Agenda

- RISC-V Overview
- IP Design Methodology
- Design Concepts using TL-Verilog in Makerchip.com
  - Combinational Logic
  - Sequential Logic
  - Pipelines
  - Validity
  - Pipeline Interactions
  - Hierarchy
  - $\circ$  Elaboration
  - Interfacing with Verilog/SystemVerilog
  - State
  - Transactions
  - Verification
- Summary & Certification Challenge

### Example RISC-V Block Diagram



# Pipelined RISC-V Block Diagram



### RISC-V Waterfall Diagram & Hazards

Time ->



# Agenda

- RISC-V Overview
- IP Design Methodology
- Design Concepts using TL-Verilog in Makerchip.com
  - Combinational Logic
  - Sequential Logic
  - Pipelines
  - Validity
  - Pipeline Interactions
  - Hierarchy
  - $\circ$  Elaboration
  - Interfacing with Verilog/SystemVerilog
  - State
  - Transactions
  - Verification
- Summary & Certification Challenge

### **RISC-V IP Challenges**

Every CPU core serves a different purpose

- General-purpose computing
- HPC workloads
- Hardware acceleration of X
- Microcontroller for X
- I/O processor
- Etc.



Low-Power 1-Stage FPGA



High-Perf 7-Stage ASIC

# **RISC-V IP Challenges**

Every implementation is constrained differently

- area
- power
- performance
- test/debug infrastructure
- clock frequency

RTL expresses an implementation.

RTL is <u>not</u> good for IP!



Low-Power 1-Stage FPGA



High-Perf 7-Stage ASIC

### WARP-V: RISC-V CPU Core Generator



In a single 1500-line file (~1.5 wks of coding):

- The uArch model
- The RISC-V ISA logic
- A Mini-CPU ISA (for demonstration and academic use)
- A rudimentary RISC-V assembler
- A tiny sample program in RISC-V and Mini ISA.

WIP: No caches, CSRs, etc.

# **Alternate Directions**

### SystemC + HLS

- Integrate w/ C++-based verification models
- Synthesize algorithms to gate-level RTL
- Tools optimize for constraints

### **Driven by:** EDA Industry

### Chisel, $C\lambda aSH$ , etc.

• Leverage s/w techniques to construct h/w

### Driven by: Academia



### TL-X (TL-Verilog)

- H/w modeling (w/ HLS) deserves its own language
- Abstraction as context for details (if details are needed)

Driven by: Designers



# TL-Verilog because...

For IP, like CPUs

- Concise
- Explicit
- But flexible



For learning

- TL-Verilog constructs  $\Leftrightarrow$  logic design concepts
- Simple to learn and code
- You can do more two courses in 3 hrs.
- It has a free online IDE -- Makerchip (also edaplayground.com)
- To get you ahead of the curve

# Simplifying

### Stuff in Verilog you'll never need again:

- reg vs. wire vs. logic vs. bit
- blocking vs. non-blocking
- packed vs. unpacked
- generate blocks
- loops
- always blocks
- sensitivity lists

### Stuff you need to learn

- pipelines
- hierarchy
- state
- transactions



#### Verilog Spec TOC

			and unione constant	
			te: procedural blocks:	
dener	rate blo	iusel-benneu type bennuuris, subroubre bennuoris, instantations, continuous assignmen	is, procedurar blocks,	
gener	ale DR	La constante de		
022	5.5	Operators		
p35	6.0	Data hase		
040	6.5	Nate and variables: note cannot be procedurally accioned		
p45	6.6.2	Unresolved nets: unvice allows only a signale driver per net		
050	6.6.8	Ceneric interconnect, interconnect will allow me to nerometerize an interface by a databa		
	672			
		Variable declarations, error times are for variables:		
n68	6.11	Integer data types: bit is 2-state datatype user-defined vector size: logic is 4-state		
069	6.11	Signed and upsigned integer values: bit defaults to upsigned, but can be explicitly declar	ed signed	
p109	7.4	Packed and unpacked arrays: packed is before, unpacked is after; only packed can be tr	eated as an integer	
0110		Memories: an array of bits is a memory		
p111	7.4.5	Multidimensional arrays: the rightmost dimension varies fastest, but packed dimensions	vary faster than unpacked	
p112	7.4.6	Indexing and slicing of arrays (is allowed)		
p169	9	Processes		
p171	9.2.2	2 Combinational logic always comb procedure		
p173	9.3	Block statements; begin-end is a sequential block; fork-join is a parallel block		
		Assignment statements: only a procedural assignment can modify a variably-selected pa	t of a vector	
p198	10.3	2 The continuous assignment statement; can't continuous assign only part of a nettype		
p200	10.4	Procedural assignments; blocking assignments (=)		
p202	10.4	2 Nonblocking assignments (<=) (don't use)		
		Assignment extension and truncation; pad or truncate to fit lhs		
p213	10.1	Unpacked array concatenation		
	10.1	0.1 Unpacked array concatenations compared with array assignment patterns		
p214				
p214 p218	11	Operators and expressions	Need	
p214 p218 p219	11 11 2	Operators and expressions 2 Aggregate expressions	Need	
p214 p218 p219 p220	11 11.2 11-1	Operators and expressions 2 Aggregate expressions Operators and data types	Need	
p214 p218 p219 p220 p246	11 11.2 11-1 11.5	Operators and expressions 2 Aggregate expressions Operators and data types 3 Longest static prefix	Need Not Crue	rial
p214 p218 p219 p220 p246 p251	11 11.2 11-1 11.5 11.9	Operators and expressions Agregote expressions Operators and data types 3 Longest static prefix Tagged union expressions and member access	Need Not Cruc	cial
p214 p218 p219 p220 p246 p251 p264	11 11.2 11-1 11.5 11.9 12	Operators and expressions 2 Agregote expressions Operators and data types 3 Longest static prefix Tagged union expressions and member access Procedural programming statements: within an always comb; if-else, case, for, while	Need Not Cruc	cial
p214 p218 p219 p220 p246 p251 p264 p270	11 11.2 11-1 11.5 11.9 12 12.5	Operators and expressions 2 Agregote expressions Operators and data types 3 Longest static prefix Tagged union expressions and member access Procedural programming statements; within an always_comb; if-else, case, for, while Case statement	Need Not Cruc	cial
p214 p218 p219 p220 p246 p251 p264 p270 p279	11 11.2 11-1 11.5 11.9 12 12.5 12.7	Operators and expressions Operators and data types 3 Longest static prefix Tagged union expressions and member access Procedural programming statements; within an always_comb; if-else, case, for, while Case statement Loop statements	Need Not Cruc Obsolete	cial e
p214 p218 p219 p220 p246 p251 p264 p270 p279 p280	11 11.2 11-1 11.5 11.9 12 12.5 12.7 12.7	Operators and expressions 2 Agregoble expressions Operators and data types 3 Longest static prefix Tagged union expressions and member access Procedural programming statements; within an always_comb; if-else, case, for, while Case statement Loop statements 1 The for-loop	Need Not Cruc Obsolete	cial e
p214 p218 p219 p220 p246 p251 p264 p270 p279 p280 p281	11 11.2 11-1 11.5 11.9 12 12.5 12.7 12.7 12.7	Operators and expressions Operators and data types Operators and data types S Longest static prefix Tagged union expressions and member access Procedural programming statements; within an always_comb; if-else, case, for, while Case statement Loop statements Loop statements 1 The for-loop 3 The foreach-loop	Need Not Cruc Obsolete	cial e
p214 p218 p219 p220 p246 p251 p264 p270 p279 p280 p281 p282	11 11.2 11.1 11.5 11.9 12 12.5 12.7 12.7 12.7 12.7	Operators and expressions Operators and expressions Operators and data types 3 Longest static prefix Tagged union expressions and member access Procedural programming statements; within an always_comb; if-else, case, for, while Case statement Loop statement 1 The for-loop 3 The foreach-loop 4 The while-loop	Need Not Cruc Obsolete	cial e
p214 p218 p219 p220 p246 p251 p264 p270 p279 p280 p281 p282 p289	11 11.2 11.1 11.5 11.9 12 12.5 12.7 12.7 12.7 12.7 12.7 13.4	Operators and expressions Operators and data types Operators and data types S Longest static prefix Tagged union expressions and member access Procedural programming statements; within an always_comb; if-else, case, for, while Case statement Loop statements 1 The for-loop 3 The foreach-loop 4 The while-loop 5 The foreach-loop	Need Not Cruc Obsolete	cial e
p214 p218 p219 p220 p246 p251 p264 p270 p279 p280 p281 p282 p282 p289 p292	11 11.2 11.1 11.5 11.9 12 12.5 12.7 12.7 12.7 12.7 12.7 13.4 13.4	Operators and expressions Operators and expressions Operators and data types 1 congest static prefix Tagged union expressions and member access Procedural programming statements; within an always_comb; if-else, case, for, while Case statement Loop statements 1 The for-loop 3 The toreach-loop 4 The while-loop Functions 2 Static and automatic functions; all functions should be declared automatic	Need Not Cruc Obsolete	cial e

# Agenda

- RISC-V Overview
- IP Design Methodology
- Design Concepts using TL-Verilog in Makerchip.com
  - Combinational Logic
  - Sequential Logic
  - Pipelines
  - Validity
  - Pipeline Interactions
  - Hierarchy
  - $\circ$  Elaboration
  - Interfacing with Verilog/SystemVerilog
  - State
  - Transactions
  - Verification
- Summary & Certification Challenge

### Makerchip



# Lab: Makerchip Platform



- 1. On desktop machine, in modern web browser (not IE), go to: <u>makerchip.com</u>
- 2. Click "IDE".

Reproduce this screenshot:

- 1. Open "Tutorials" "Validity Tutorial".
- 2. In tutorial, click

Load Pythagorean Example

- 3. Split panes (①) and move tabs.
- Zoom/pan in Diagram w/ mouse wheel and drag.
- 5. Click \$bb\_sq to highlight.

# Lab: Combinational Logic

### A) Inverter

- 1. Open "Examples" (under "Tutorials").
- 2. Load "Default Template".
- 3. Make an inverter. In place of:

//...

type:

\$out = ! \$in1;

(Preserve 3-space indentation)

 $^{+}$ 

4. Compile ("E" menu) & Explore

### Note:

- There was no need to declare \$out and \$in1 (unlike Verilog).
- There was no need to assign \$in1. Random stimulus is provided, and a warning is produced.

### B) Other logic

Make a 2-input gate.
(Boolean operators: (&&, ||, ^))

### Lab: Vectors

### \$out[4:0] creates a "vector" of 5 bits.

Arithmetic operators operate on vectors as binary numbers.

- 1. Try:
   \$0ut[4:0] = \$in1[3:0] + \$in2[3:0];
   (Cut-n-paste)
- 2. View Waveform (values are in hexadecimal and addition can overflow)

# Agenda

- RISC-V Overview
- IP Design Methodology
- Design Concepts using TL-Verilog in Makerchip.com
  - Combinational Logic
  - Sequential Logic
  - Pipelines
  - Validity
  - Pipeline Interactions
  - Hierarchy
  - $\circ$  Elaboration
  - Interfacing with Verilog/SystemVerilog
  - State
  - Transactions
  - Verification
- Summary & Certification Challenge

### Sequential Logic - Fibonacci Series

Next value is sum of previous two: 1, 1, 2, 3, 5, 8, 13, ...





### Fibonacci Series - Reset

### Next value is sum of previous two: 1, 1, 2, 3, 5, 8, 13, ...





# Lab: Counter

### Lab:

1. Design a free-running counter:



2. Compile and explore.



(makerchip.com/sandbox/0/0wjhLP)

# Agenda

- RISC-V Overview
- IP Design Methodology
- Design Concepts using TL-Verilog in Makerchip.com
  - Combinational Logic
  - Sequential Logic
  - Pipelines
  - Validity
  - Pipeline Interactions
  - Hierarchy
  - $\circ$  Elaboration
  - Interfacing with Verilog/SystemVerilog
  - State
  - Transactions
  - Verification
- Summary & Certification Challenge



### Pretzel = Transaction



### A Simple Pipeline

Pythagoras's Theorem circuit:

```
$aa_sq[31:0] = $aa * $aa;
$bb_sq[31:0] = $bb * $bb;
$cc_sq[31:0] = $aa_sq + $bb_sq;
$cc[31:0] = sqrt($cc_sq);
```



Too much for one cycle. Distribute over three cycles.



### **Timing-Abstraction**

#### RTL:



### Timing-abstract:



 → Flip-flops and staged signals are implied from context.

### TL-Verilog vs. SystemVerilog

```
System
calc
                                             // Calc Pipeline
                                  Verilog
                                             logic [31:0] a C1;
                                             logic [31:0] b C1;
                                             logic [31:0] a sq C1,
                                                          a sq C2;
                                             logic [31:0] b sq C1,
                                                          b sq C2;
                                             logic [31:0] c sq C2,
                                                          c sq C3;
                               ~3.5x
                                             logic [31:0] c C3;
TL-Verilog
                                             always ff @(posedge clk) a sq C2 <= a sq C1;
                                             always ff @(posedge clk) b sq C2 <= b sq C1;
                                             always ff @(posedge clk) c sq C3 <= c sq C2;
|calc
                                             // Stage 1
   @1
                                             assign a sq C1 = a C1 * a C1;
      $aa sq[31:0] = $aa * $aa;
                                             assign b sq C1 = b C1 * b C1;
      $bb sq[31:0] = $bb * $bb;
                                             // Stage 2
   Q2
                                             assign c sq C2 = a sq C2 + b sq C2;
      $cc sq[31:0] = $aa sq + $bb sq;
                                             // Stage 3
   63
                                             assign c C3 = sqrt(c_sq_C3);
      cc[31:0] = sqrt(scc sq);
```

### Retiming -- Easy and Safe



calc| 0<mark>0</mark>



\$aa\_sq[31:0] = \$aa \* \$aa; @1 \$bb\_sq[31:0] = \$bb \* \$bb; @2 \$cc\_sq[31:0] = \$aa\_sq + \$bb\_sq; @4 \$cc[31:0] = sqrt(\$cc\_sq);

Staging is a <u>physical</u> attribute. No impact to behavior.

### Retiming in SystemVerilog

// Calc Pipeline					
logic [31:0] a_ <mark>C1</mark> ;					
logic [31:0] b C1;					
logic [31:0] <mark>a_sq_C0,</mark>					
a_sq_C1,					
a_sq_C2;					
<pre>logic [31:0] b_sq_C1,</pre>					
b_sq_C2;					
logic [31:0] c_sq_C2 <mark>,</mark>					
c_sq_C3 <mark>,</mark>					
c_sq_C4;					
logic [31:0] c_ <mark>C3</mark> ;					
always_ff @(posedge clk) a_sq_ <mark>C2</mark> <= a_sq_ <mark>C1</mark> ;					
<pre>always_ff @(posedge clk) b_sq_C2 &lt;= b_sq_C1;</pre>					
always ff @(posedge clk) c_sq_C3 <= c_sq_C2;					
<pre>always_ff @(posedge clk) c_sq_C4 &lt;= c_sq_C3;</pre>					
// Stage 1					
assign a_sq_ <mark>C1</mark> = a_ <mark>C1</mark> * a_ <mark>C1</mark> ;					
assign $b_{sq}C1 = b_{C1} * b_{C1};$					
// Stage 2					
<pre>assign c_sq_C2 = a_sq_C2 + b_sq_C2;</pre>					
// Stage 3					
assign c_ <mark>C3</mark> = sqrt(c_sq_ <mark>C3</mark> );					

VERY BUG-PRONE!

### Fibonacci Series Pipeline

Next value is sum of previous two: 1, 1, 2, 3, 5, 8, 13, ...



[fib @1 \$num[31:0] = \$reset ? 1 : (>>1\$num + >>2\$num);

(makerchip.com/sandbox/0/0IOhXW)

### **Parameterized Pipelines**



### Not Practical with RTL!

### WARP-V Parameterized Staging



# Agenda

- RISC-V Overview
- IP Design Methodology
- Design Concepts using TL-Verilog in Makerchip.com
  - Combinational Logic
  - Sequential Logic
  - Pipelines
  - Validity
  - Pipeline Interactions
  - Hierarchy
  - $\circ$  Elaboration
  - Interfacing with Verilog/SystemVerilog
  - State
  - Transactions
  - Verification
- Summary & Certification Challenge

# Validity



# Clock Gating



- Motivation:
  - Clock signals are distributed to EVERY flip-flop.
  - Clocks toggle twice per cycle. Ο
  - This consumes power. Ο
- Clock gating avoids toggling clock signals.
- FPGAs generally use very coarse clock gating + clock enables.
- TL-Verilog can produce fine-grained gating or enables.

# Lab 3: Errors in WARP-V

#### (makerchip.com/sandbox/0/0xGhJP)

1) See if you can produce this:



which ORs together various error conditions that can occur on an instruction. (OR is "||")

2) Add a ?\$valid condition. (<ctrl>-"]" - indent)

Indentation is 3 spaces
## Agenda

- RISC-V Overview
- IP Design Methodology
- Design Concepts using TL-Verilog in Makerchip.com
  - Combinational Logic
  - Sequential Logic
  - Pipelines
  - Validity
  - Pipeline Interactions
  - Hierarchy
  - $\circ$  Elaboration
  - Interfacing with Verilog/SystemVerilog
  - State
  - Transactions
  - Verification
- Summary & Certification Challenge

#### WARP-V Operand Mux



#### WARP-V Operand Mux Retimed

![](_page_38_Figure_1.jpeg)

## Register Bypass

![](_page_39_Figure_1.jpeg)

![](_page_39_Picture_2.jpeg)

No bypass (ISA spec):

\$reg1\_value[M4\_WORD\_RANGE] =
 /cpu/regs[\$reg]>>1\$value;

Delay RF write.

**Broken implementation!** 

## **Register Bypass**

![](_page_40_Figure_1.jpeg)

No bypass (ISA spec):

```
@3
```

\$reg1\_value[M4\_WORD\_RANGE] =
 /cpu/regs[\$reg]>>1\$value;

Two bypass stages:

```
@4
```

```
$reg1_value[M4_WORD_RANGE] =
   (>>1$valid && (>>1$dest_reg == $reg1)) ? >>1$rslt :
   (>>2$valid && (>>2$dest_reg == $reg1)) ? >>2$rslt :
   /regs[$reg1]>>3$value;
```

### Time-Division Multiplexing Example

![](_page_41_Figure_1.jpeg)

#### Time-Division Multiplexing Example

![](_page_42_Figure_1.jpeg)

#### Time-Division Multiplexing Example

![](_page_43_Figure_1.jpeg)

## Lab: Time-Division Multiplexing

- 1. Load "Examples"/"Webinar"/"TDM Lab".
- 2. Fill in the TL-Verilog for \$flit[3:0] = ...

![](_page_44_Figure_3.jpeg)

3. **\$packet\_out[15:0] = ...** 

## Agenda

- RISC-V Overview
- IP Design Methodology
- Design Concepts using TL-Verilog in Makerchip.com
  - Combinational Logic
  - Sequential Logic
  - Pipelines
  - Validity
  - Pipeline Interactions
  - Hierarchy
  - $\circ$  Elaboration
  - Interfacing with Verilog/SystemVerilog
  - State
  - Transactions
  - Verification
- Summary & Certification Challenge

# Hierarchy in TL-Verilog

Verilog has many constructs for design hierarchy.

- modules
- packed arrays
- unpacked arrays
- for loops
- generate for loops

#### **TL-Verilog** provides

• /scope[7:0]

to generate appropriate Verilog.

#### Hierarchy -- Conway's Game of Life

```
Idefault
  /yy[Y SIZE-1:0]
     /xx[X SIZE-1:0]
        @1
            // Sum left + me + right.
            $row cnt[1:0] = ...;
            // Sum three $row cnt's: above + mine + below.
            scnt[3:0] = ...;
            // Init state.
            $init alive[0:0] = *RW rand vect[...];
            $alive = $reset ? $init alive :
                     >>1$alive ? ($cnt >= 3 && $cnt <= 4) :
                                 (\$cnt == 3);
```

(makerchip.com/sandbox/0/0Nkf06)

# Interfaces in TL-Verilog (or lack thereof)

- Verilog modules have explicit interfaces.
- Cross-module references are restrictive and discouraged.

![](_page_48_Figure_3.jpeg)

- TL-Verilog scope requires no interfaces.
- Signals are referenced where they are produced.

```
Eg:
$core2_sig[1:0] =
    /core[2] |my_pipe/trans>>1$my_sig[3:2];
```

```
Accumulate:
```

\$any\_valid = | /slice[\*]\$valid;

 $\Rightarrow$  No interface parameterization for TL-Verilog IP!

## Hierarchy in WARP-V

#### Decode: Extracting src reg fields

![](_page_49_Figure_2.jpeg)

#### Execute: Referencing register values

1029	<pre>\$addi_rslt[M4_WORD_RANGE] = /src[1]\$reg_value + \$raw_i_imr</pre>	n; // Note: this
1030	<pre>\$ori_rslt[M4_WORD_RANGE] = /src[1]\$reg_value   \$raw_i_imr</pre>	n;
1031	<pre>\$add_sub_rslt[M4_WORD_RANGE] = /src[1]\$reg_value + /src[2]\$reg_value</pre>	≥g_value;

## Agenda

- RISC-V Overview
- IP Design Methodology
- Design Concepts using TL-Verilog in Makerchip.com
  - Combinational Logic
  - Sequential Logic
  - Pipelines
  - Validity
  - Pipeline Interactions
  - Hierarchy
  - Elaboration
  - Interfacing with Verilog/SystemVerilog
  - State
  - Transactions
  - Verification
- Summary & Certification Challenge

## WARP-V Configuration

- Native elaboration features are TBD for TL-Verilog.
- Macro preprocessing w/ M4 provides a workable solution in the meantime:
  - Parameterization (incl. staging)
  - Library inclusion
  - Modularity & reuse
  - Configuration (component selection)
  - Code construction

![](_page_51_Figure_8.jpeg)

#### "Swiss-Cheese" Design

![](_page_52_Figure_1.jpeg)

#### Parameterized Register Bypass

1, 2, 3, or 4 cycles (based on M4\_REG\_BYPASS\_STAGES)

\$reg\_value[M4\_WORD\_RANGE] =

// Bypass stages:

m4\_ifexpr(M4\_REG\_BYPASS\_STAGES >= 1, ['(/instr>>1\$dest\_reg\_valid && (/instr>>1\$dest\_reg == \$reg)) ? /instr>>1\$rslt :'])
m4\_ifexpr(M4\_REG\_BYPASS\_STAGES >= 2, ['(/instr>>2\$dest\_reg\_valid && (/instr>>2\$dest\_reg == \$reg)) ? /instr>>2\$rslt :'])
m4\_ifexpr(M4\_REG\_BYPASS\_STAGES >= 3, ['(/instr>>3\$dest\_reg\_valid && (/instr>>3\$dest\_reg == \$reg)) ? /instr>>3\$rslt :'])
/instr/regs[\$reg]>>M4\_REG\_BYPASS\_STAGES\$Value;

(Could be a loop)

## Agenda

- RISC-V Overview
- IP Design Methodology
- Design Concepts using TL-Verilog in Makerchip.com
  - Combinational Logic
  - Sequential Logic
  - Pipelines
  - Validity
  - Pipeline Interactions
  - Hierarchy
  - $\circ$  Elaboration
  - Interfacing with Verilog/SystemVerilog
  - State
  - Transactions
  - Verification
- Summary & Certification Challenge

## Verilog within TL-Verilog

Verilog functions, macros, modules, assertions, and any other Verilog code, can be used in \TLV context.

![](_page_55_Figure_2.jpeg)

## TL-Verilog within Verilog/SystemVerilog

#### module my\_design(...);

![](_page_56_Figure_2.jpeg)

#### File Structure

```
\TLV_version 1b tl-x.org
\SV
module my design (
    input clk,
    input valid,
    input [31:0] data_in,
    output [31:0] data_out
);
\TLV
```

![](_page_57_Picture_2.jpeg)

\SV endmodule

## Interfacing with Verilog/SystemVerilog

```
\TLV version 1b tl-x.org
\sv
module my design (
   input clk,
   input valid,
   input [31:0] data in,
   output [31:0] data_out
);
\TLV
   pipe
      00
         $valid = *valid;
!
         ?$valid
            $data[31:0] = *data in;
      69
         *data out = $data;
!
\sv
```

endmodule

![](_page_58_Picture_2.jpeg)

## Remaining Logic

```
\TLV version 1b tl-x.org
\sv
module my design (
   input clk,
   input valid,
   input [31:0] data in,
   output [31:0] data_out
);
\TLV
   |pipe
      00
         $valid = *valid;
!
         ?$valid
            $data[31:0] = *data in;
!
      // Logic
      // There is none.
      69
        *data out = $data;
!
\sv
endmodule
```

![](_page_59_Figure_2.jpeg)

#### Makerchip File Structure

#### [Show in Makerchip]

You can now develop <u>anything</u> w/ TL-Verilog! For free:

- Open-source: TLV-Comp
- Commercial: SandPiper<sup>™</sup> w/ Starter License

...but it gets even better (on Makerchip or w/ educational or paid license).

## Agenda

- RISC-V Overview
- IP Design Methodology
- Design Concepts using TL-Verilog in Makerchip.com
  - Combinational Logic
  - Sequential Logic
  - Pipelines
  - Validity
  - Pipeline Interactions
  - Hierarchy
  - $\circ$  Elaboration
  - Interfacing with Verilog/SystemVerilog
  - State
  - Transactions
  - Verification
- Summary & Certification Challenge

#### State

Low-level view of state:

- State is: Flip-flops and memories, aka "state elements"
- State of the machine = values held in state elements.
- State is modified by combinational logic each cycle to get to new state.

High-level view of state:

State is:

- In a CPU: memory, reg file, CSRs
- In a game of chess: the board, the next player ID

State is modified by: transactions

Transactions are:

- CPU: instructions
- Chess: a move

In-flight transactions are also state

## Save/Restore

Important test/debug capability. What do we save? -- State

Low-level:

- Every flip-flop (SCAN) & array High-level:
  - High-level state (arrays & regs)
     + in-flight transactions

Quiescing:

- Stop issuing transactions
- In-flight transactions => 0 (?\$valid => 0)
- Save high-level state only.

Can capture periodic checkpoints and reproduce bugs in simulation.

![](_page_64_Figure_10.jpeg)

SCAN Chain

# Categorizing Flip-Flops

	State	Staging
Example	<pre>\$RegValue[63:0]</pre>	<pre>\$instr_immediate[6:0]</pre>
Nature	Persistent	Transient
Value under ?\$valid == 0	Retained	DONT_CARE
Reset	Fixed value	DONT_CARE ( <b>?\$valid</b> == 0 suggested)
Quiescent Value	Retained	DONT_CARE ( <b>?\$valid</b> == 0)

• Valuable distinction for reset and debug.

#### State - Distance Accumulator

![](_page_66_Figure_1.jpeg)

#### **State - Distance Accumulator**

![](_page_67_Figure_1.jpeg)

#### \$TotDist Waveform

		, i	a Da a	i i	ŭ	ă	1	10	1	í.	ii	
clk												
- TLV			TLV									
-  calc			calc									
@0\$aa		с 9	3	6	(c	<u>(</u> 8	0	Θ	1	2	4	9
@0\$bb		5 <b>b</b>	6	c	8	1	<u>(</u> 3	7	f	f	e	(c
@1\$aa_sq		00	51	09	24	24			00	00	04	10
@1\$bb_sq		00	79	24	90	90			31	31	e1	c4
@2\$cc_sq	600	000	0ca		02d	0b4	0b4	031		031	031	0e5
@3\$cc	00	00			0e	07	Ød	ed			07	07
@0\$rand_valid @												
@0\$reset												
@0\$valid @									]			1
@3\$TotDist	0000_0000				*0_000e	*0_0015	0000_002	2			*029	
+SV			SV									

#### State in WARP-V

// server and the server and th

#### Fibonacci Series - Reset

Next value is sum of previous two: 1, 1, 2, 3, 5, 8, 13, ...

![](_page_70_Figure_2.jpeg)

\$num[31:0] = \$reset ? 1 : (>>1\$num + >>2\$num);

\$Num[31:0] <= \$reset ? 1 : (\$Num + >>1\$Num);

## Lab: Counter as State

#### Lab:

1. Design a free-running counter:

![](_page_71_Figure_3.jpeg)

2. Compile and explore.

(no tabs)

# **Reference Example**: Fibonacci Sequence $(1, 1, 2, 3, 5, 8, \ldots)$ \$reset >>1\$Num \$Nur \$Num[31:0] <= \$reset ? 1 : (\$Num + >>1\$Num); 3-space indentation

(makerchip.com/sandbox/0/0wjhLP)
## Agenda

- RISC-V Overview
- IP Design Methodology
- Design Concepts using TL-Verilog in Makerchip.com
  - Combinational Logic
  - Sequential Logic
  - Pipelines
  - Validity
  - Pipeline Interactions
  - Hierarchy
  - $\circ$  Elaboration
  - Interfacing with Verilog/SystemVerilog
  - State
  - Transactions
  - Verification
- Summary & Certification Challenge

#### **Transaction Flow**



- Flow constructed from pre-verified library components.
  (~100 lines)
- Transaction logic added into this context.

#### **Transaction Flow: Scenario**

Error rate too high. Require parity protection on FIFO and Ring.



2 lines of TL-Verilog vs. 100s of lines of RTL change (across files).

### Demo in Makerchip

#### [Demo Flow Tutorial in Makerchip]

#### **Transaction Flow**





#### **Transaction Flow**



#### **Transaction Flow: Retiming**



#### **Transaction Flow: Retiming**



### Transaction Flow: Mechanism -- \$ANY

• Example: Back-pressured pipeline

Bold wires carry transactions, and are referenced as **\$ANY**.



• **\$ANY** is a wildcard rule. If a pipesignal is needed that is not available, it can be produced by a **\$ANY** expression.

#### **Back-Pressured Pipeline**



(makerchip.com/sandbox/0/0Elh3R)

# Lab: Back-Pressured Pythagorean

"Lexical Re-entrance" enables insertion of logic into flow.



- Open "Example"/"Backpressured Pipeline Macro"/"Backpressured Pythagorean Calculation"
- Modify to match above.
- Find **\$cc\_sq** in Diagram and highlight its inputs (<Ctrl>-click for multiple).

## Agenda

- RISC-V Overview
- IP Design Methodology
- Design Concepts using TL-Verilog in Makerchip.com
  - Combinational Logic
  - Sequential Logic
  - Pipelines
  - Validity
  - Pipeline Interactions
  - Hierarchy
  - $\circ$  Elaboration
  - Interfacing with Verilog/SystemVerilog
  - State
  - Transactions
  - Verification
- Summary & Certification Challenge

# Verification Methodology

No proposed changes to verification methodology today, but potential for tomorrow:

- Timing-abstract and transaction-aware assertions/checkers/coverage, resilient to logic retiming
- Verify transaction and flow separately
  - Transaction: Dummy flow
  - Flow: Dummy transaction
- Synthesizable testbench

**Partial-Products Multiply** 



## Checker Example



- Can be difficult to reconcile which transaction is coming out.
- Checker
  - count per dest at input; include count in transaction
  - count per source at output (maybe \$src isn't available in H/W -- no problem)
  - compare counts

## Agenda

- RISC-V Overview
- IP Design Methodology
- Design Concepts using TL-Verilog in Makerchip.com
  - Combinational Logic
  - Sequential Logic
  - Pipelines
  - Validity
  - Pipeline Interactions
  - Hierarchy
  - $\circ$  Elaboration
  - Interfacing with Verilog/SystemVerilog
  - State
  - Transactions
  - Verification
- Summary & Certification Challenge

## Implications

Abstract context:

- Transactions & Transaction Flow
- State
- Validity

Help to:

- Organize design
- Reason about design
- Visualize design (more to come)
- Safely modify design

Separation of concerns

- Behavior from implementation
- State flops from staging flops
- Transaction flow logic from transaction logic

## **Certification Challenge**

Now it's time to show your skills.

You'll create a circuit to compute the unknown distance.



- Find "Webinar Certification Challenge" in "Examples" and load.
- Then be sure your project has been cloned and bookmarked.

#### **Certification Challenge Diagram**



## **Certification Waveform**



Calculate w/ 2-cycle latency. Calculation valid only when \$valid.

## **Certification Submission**

- Find the unknown distance in the log (in decimal vs. hexadecimal in waveform).
- Submit your answer (distance) and course feedback to:



# Parting Thoughts

#### Change is a community effort.

Contact me (<u>steve.hoover@redwoodeda.com</u>) about:

- Interest in WARP-V and other open-source development.
- Projects (incl. Google Summer of Code).
- Internship/co-op in Massachusetts (exceptional resumes only).
- Interest in TL-X.org (language standard).
- Pilot program and SandPiper incentives (mention course).
- Questions, thoughts, or just a kind word.

Help me spread the word:

- Show your professors/colleagues.
- Follow me on LinkedIn/Twitter (@RedwoodEDA).
- Share Makerchip on social media (via "Social" menu).